View UPC2708T-E3_4968899.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

????????????????????????????????????????????????????????????????? maxim integrated products 1 19-6311; rev 0; 5/12 general description the max98356 is a digital pulse-density modulated (pdm) input class d power amplifier that provides class ab audio performance with class d efficiency. this ic offers five selectable gain settings (3db, 6db, 9db, 12db, and 15db) set by a single gain-select input (gain). the max98356 takes a stereo pulse density modulated (spdm) input signal directly into the dac. data on the rising edge of pdm_clk is considered left-channel data while data on the falling pdm_clk edge is right channel. the ic can be configured to produce a left channel, right channel, or (left + right)/2 output from the stereo input data. the ic also features an extremely robust digital audio interface with very high wideband jitter tolerance (12ns typ) on pdm_clk. active emissions-limiting, edge-rate limiting, and over - shoot control circuitry greatly reduce emi. a filterless spread-spectrum modulation scheme eliminates the need for output filtering found in traditional class d devices and reduces the component count of the solution. the ic is available in a 9-pin wlp package (1.345mm x 1.435mm x 0.64mm) and is specified over the -40 n c to +85 n c temperature range. applications cellular phones tablets portable media players notebook computers ultrasonic devices features s single-supply operation (2.5v to 5.5v) s 3.2w output power into 4 i at 5v s 1.7ma quiescent current s 92% efficiency (r l = 8 i , p out = 900mw, v dd = 3.7v) s 29v rms output noise (a v = 6db) s low 0.013% thd+n at 1khz s exceptionally high jitter tolerance s supported pdm?clk rates of 1.84mhzC4.32mhz and 5.28mhzC8.64mhz s supports left, right, or (left + right)/2 outputs s sophisticated edge rate control enables filterless class d outputs s 77db psrr at 217hz s low rf susceptibility rejects tdma noise from gsm radios s extensive click-and-pop reduction circuitry s robust short-circuit and thermal protection s available in space-saving package: 1.345mm x 1.435mm wlp (0.4mm pitch) ordering information and functional diagram appears at end of data sheet. simplified block diagram for related parts and recommended products to use with this part, refer to: www.maxim-ic.com/max98356.related dac class d output stage digital audio interface pdm input gain control shutdown and channel select max98356 max98356 pdm input class d audio power amplifier evaluation kit available for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxims website at www.maxim-ic.com.
????????????????????????????????????????????????????????????????? maxim integrated products 2 max98356 pdm input class d audio power amplifier v dd , pdm_clk and pdm_data to gnd .............. -0.3v to +6v all other pins to gnd .............................. -0.3v to (v dd + 0.3v) continuous current in/out of v dd /gnd/out_ ................. q 1.6a continuous input current (all other pins) ........................ q 20ma duration of out_ short circuit to gnd or v dd .. ... continuous duration of outp short to outn ............................. continuous continuous power dissipation (t a = +70 n c) wlp (derate 13.7mw/ n c above +70 n c) .................... 1096mw junction temperature ..................................................... +150 n c operating temperature range .......................... -40 n c to +85 n c storage temperature range ............................ -65 n c to +150 n c soldering temperature (reflow) ...................................... +230 n c wlp junction-to-ambient thermal resistance ( q ja ) .......... 73c/w junction-to-case thermal resistance ( q jc ) ............... 50c/w absolute maximum ratings note 1: package thermal resistances were obtained using the method described in jedec specification jesd51-7, using a four- layer board. for detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial . stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these are stress ratings only, and functional opera - tion of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. package thermal characteristics (note 1) electrical characteristics (v dd = 5v, v gnd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z spk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) (note 2) parameter symbol conditions min typ max units supply voltage range v dd guaranteed by pssr test 2.5 5.5 v undervoltage lockout uvlo 1.5 1.8 2.2 v quiescent current i dd t a = +25 n c 2.0 2.6 ma t a = +25 n c, v dd = 3.7v 1.7 2.2 shutdown current i shdn sd_mode = 0v, t a = +25 n c 0.6 2 f a standby current i stndby sd_mode = 1.8v, no pdm_clk, t a = +25 n c 300 400 f a turn-on time t on time from receipt of first clock cycle to full operation 0.6 0.7 ms output offset voltage v os t a = +25 n c, gain = 15db q 0.3 q 1.5 mv click-and-pop level k cp peak voltage, t a = +25 n c, a-weighted, 32 samples per second (note 3) into shutdown -66 dbv out of shutdown -72 power-supply rejection ratio psrr v dd = 2.5v to 5.5v, t a = +25 n c 60 75 db t a = +25 n c (notes 3, 4) f = 217hz, 200mv p-p ripple 77 f = 10khz, 200mv p-p ripple 60
????????????????????????????????????????????????????????????????? maxim integrated products 3 max98356 pdm input class d audio power amplifier electrical characteristics (continued) (v dd = 5v, v gnd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z spk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) (note 2) parameter symbol conditions min typ max units output power (note 3) p out thd+n 10%, gain = 12db z spk = 4 i + 33 f h 3.2 w z spk = 8 i + 68 f h 1.8 z spk = 8 i + 68 f h, v dd = 3.7v 0.93 thd+n = 1%, gain = 12db z spk = 4 i + 33 f h 2.5 z spk = 8 i + 68 f h 1.4 z spk = 8 i + 68 f h, v dd = 3.7v 0.77 total harmonic distortion + noise thd+n f = 1khz, p out = 1w, t a = +25 n c, z spk = 4 i + 33 f h 0.02 0.06 % f = 1khz, p out = 0.5w, t a = +25 n c, z spk = 8 i + 68 f h 0.013 dynamic range dr a-weighted, pdm_clk = 6.144mhz, v rms = 2.54v 99 db output noise v n a-weighted (note 4) 29 f v rms gain (relative to a 2.1dbv reference level) a v gain = gnd through 100k i 14.5 15 15.5 db gain = gnd 11.5 12 12.5 gain = unconnected 8.5 9 9.5 gain = v dd 5.5 6 6.5 gain = v dd through 100k i 2.5 3 3.5 current limit i lim 2.8 a efficiency h z spk = 8 i + 68 f h, thd+n = 10%, f = 1khz, gain = 12db 92 % dac gain error 1 % frequency response q 0.05 db digital audio interface pdm_clk high frequency range f clkh 5.28 8.64 mhz pdm_clk low frequency range f clkl 1.84 4.32 mhz pdm_clk high time t pdm_clkh 40 ns pdm_clk low time t pdm_clkl 40 ns maximum low frequency pdm_clk jitter rms jitter below 40khz 0.5 ns maximum high frequency pdm_clk jitter rms jitter above 40khz 12
????????????????????????????????????????????????????????????????? maxim integrated products 4 max98356 pdm input class d audio power amplifier electrical characteristics (continued) (v dd = 5v, v gnd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z spk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) (note 2) note 2: 100% production tested at t a = +25 n c. specifications over temperature limits are guaranteed by design. note 3: class d amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. for r l = 8 i , l l = 68 f h. for r l = 4 i , l l = 33 f h. note 4: digital silence used for input signal. parameter symbol conditions min typ max units input high voltage v ih digital audio inputs 1.3 v input low voltage v il digital audio inputs 0.6 v input leakage current i ih , i il v in = 0v, v dd = 5.5v, t a = +25 n c -1 +1 f a input capacitance c in 12 pf pdm ones density maximum 75 % minimum 25 pdm_data to pdm_clk setup time t setup 10 ns pdm_data to pdm_clk hold time t hold 10 sd_mode comparator trip points b0 see sd_mode and shutdown operation for details 0.08 0.16 0.355 v b1 0.65 0.77 0.825 b2 1.245 1.4 1.5 sd_mode pulldown resistor r pd 92 100 108 k i gain comparator trip points v gain a v = 3db gain 0.65 x v dd 0.85 x v dd v a v = 6db gain 0.9 x v dd v dd a v = 9db gain 0.4 x v dd 0.6 x v dd a v = 12db gain 0 0.1 x v dd a v = 15db gain 0.15 x v dd 0.35 x v dd
????????????????????????????????????????????????????????????????? maxim integrated products 5 max98356 pdm input class d audio power amplifier figure 1. pdm audio interface timing diagram typical operating characteristics (v dd = 5v, v g nd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z s pk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) general t pdm_clk pdm_clk pdm_data t pdm_clkh t setup t setup t hold t hold t pdm_clkl left right left right supply current vs. supply voltage max98356 toc01 supply voltage (v) supply current (ma) 5.0 4.5 3.0 3.5 4.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 0 2.5 5.5 shutdown current vs. supply voltage max98356 toc02 supply voltage (v) shutdown current (a) 5.0 4.5 3.0 3.5 4.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0 2.5 5.5
????????????????????????????????????????????????????????????????? maxim integrated products 6 speaker amplifier total harmonic distortion plus noise vs. output power max98356 toc03 output power (w) thd+n ratio (db) 1 0.1 0.01 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 0.001 10 v dd = 3.7v gain = 12db z spk = 8i + 68h f = 100hz f = 6khz f = 1khz total harmonic distortion plus noise vs. output power max98356 toc04 output power (w) thd+n ratio (db) 1 0.1 0.01 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 0.001 10 v dd = 4.2v gain = 12db z spk = 8i + 68h f = 100hz f = 6khz f = 1khz total harmonic distortion plus noise vs. output power max98356 toc05 output power (w) thd+n ratio (db) 1 0.1 0.01 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 0.001 10 v dd = 5v gain = 12db z spk = 8i + 68h f = 100hz f = 6khz f = 1khz total harmonic distortion plus noise vs. output power max98356 toc06 output power (w) thd+n ratio (db) 1 0.1 0.01 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 0.001 10 v dd = 3.7v gain = 12db z spk = 4i + 33h f = 100hz f = 6khz f = 1khz total harmonic distortion plus noise vs. output power max98356 toc07 output power (w) thd+n ratio (db) 1 0.1 0.01 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 0.001 10 v dd = 4.2v gain = 12db z spk = 4i + 33h f = 100hz f = 6khz f = 1khz total harmonic distortion plus noise vs. output power max98356 toc08 output power (w) thd+n ratio (db) 1 0.1 0.01 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 0.001 10 v dd = 5v gain = 12db z spk = 4i + 33h f = 100hz f = 6khz f = 1khz typical operating characteristics (continued) ( dd , g d 0, gai dd (6db) pdmcl 3072mh, speaker loads ( sp ) connected between otp and ot, s p , t a t mi to t ma , unless otherwise noted typical values are at t a 2 c) max98356 pdm input class d audio power amplifier
????????????????????????????????????????????????????????????????? maxim integrated products 7 typical operating characteristics (continued) (v dd = 5v, v g nd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z s pk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) total harmonic distortion plus noise vs. frequency max98356 toc09 frequency (hz) thd+n ratio (db) 10k 1k 100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 10 100k v dd = 3.7v gain = 12db z spk = 8i + 68h p out = 75mw p out = 350mw total harmonic distortion plus noise vs. frequency max98356 toc10 frequency (hz) thd+n ratio (db) 10k 1k 100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 10 100k v dd = 4.2v gain = 12db z spk = 8i + 68h p out = 100mw p out = 500mw total harmonic distortion plus noise vs. frequency max98356 toc11 frequency (hz) thd+n ratio (db) 10k 1k 100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 10 100k v dd = 5v gain = 12db z spk = 8i + 68h p out = 150mw p out = 850mw total harmonic distortion plus noise vs. frequency max98356 toc12 frequency (hz) thd+n ratio (db) 10k 1k 100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 10 100k v dd = 3.7v gain = 12db z spk = 4i + 33h p out = 150mw p out = 600mw total harmonic distortion plus noise vs. frequency max98356 toc13 frequency (hz) thd+n ratio (db) 10k 1k 100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 10 100k v dd = 4.2v gain = 12db z spk = 4i + 33h p out = 250mw p out = 850mw total harmonic distortion plus noise vs. frequency max98356 toc14 frequency (hz) thd+n ratio (db) 10k 1k 100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -100 10 100k v dd = 5v gain = 12db z spk = 4i + 33h p out = 350mw p out = 1.5w max98356 pdm input class d audio power amplifier
????????????????????????????????????????????????????????????????? maxim integrated products 8 typical operating characteristics (continued) (v dd = 5v, v g nd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z s pk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) output power vs. load resistance max98356 toc15 load (i) output power (w) 10 0.5 1.0 1.5 2.0 2.5 0 1 100 v dd = 3.7v gain = 12db z spk = r load i + 68h thd+n = 10% thd+n = 1% output power vs. load resistance max98356 toc16 10 0.5 1.0 1.5 2.0 2.5 3.0 0 1 100 load ( i ) output power (w) v dd = 4.2v gain = 12db z spk = r load i + 68h thd+n = 10% thd+n = 1% output power vs. load resistance max98356 toc17 10 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 0 1 100 load ( i ) output power (w) v dd = 5v gain = 12db z spk = r load i + 68h thd+n = 10% thd+n = 1% output power vs. supply voltage max98356 toc18 supply voltage (v) output power (w) 5.0 4.5 4.0 3.5 3.0 0.5 1.0 1.5 2.0 2.5 0 2.5 5.5 gain = 12db z spk = 8i + 68h thd+n = 10% thd+n = 1% output power vs. supply voltage max98356 toc19 supply voltage (v) output power per channel (w) 5.0 4.5 4.0 3.5 3.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 0 2.5 5.5 gain = 12db z spk = 4i + 33h thd+n = 10% thd+n = 1% normalized gain vs. frequency max98356 toc20 frequency (hz) normalized gain (db) 10k 1k 100 -0.4 -0.3 -0.2 0 0.2 -0.1 0.1 0.3 0.4 0.5 -0.5 10 100k z spk = 8i + 68h max98356 pdm input class d audio power amplifier
????????????????????????????????????????????????????????????????? maxim integrated products 9 typical operating characteristics (continued) (v dd = 5v, v g nd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z s pk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) efficiency vs. output power max98356 toc21 output power per channel (mw) efficiency (%) 900 800 600 700 200 300 400 500 100 10 20 30 40 50 60 70 80 90 100 0 0 1000 v dd = 3.7v gain = 12db z spk = 8 i + 68h efficiency vs. output power max98356 toc22 output power per channel (mw) efficiency (%) 1200 1000 600 800 400 200 10 20 30 40 50 60 70 80 90 100 0 0 1400 v dd = 4.2v gain = 12db z spk = 8 i + 68h efficiency vs. output power max98356 toc23 output power per channel (w) efficiency (%) 1.2 1.4 1.6 1.8 1.0 0.6 0.8 0.4 0.2 10 20 30 40 50 60 70 80 90 100 0 0 2.0 v dd = 5v gain = 12db z spk = 8 i + 68h efficiency vs. output power max98356 toc24 efficiency (%) 10 20 30 40 50 60 70 80 90 100 0 v dd = 3.7v gain = 12db z spk = 4i + 33h output power per channel (mw) 1.2 1.4 1.6 1.8 1.0 0.6 0.8 0.4 0.2 0 efficiency vs. output power max98356 toc25 output power per channel (mw) 2000 1500 1000 500 0 2500 efficiency (%) 10 20 30 40 50 60 70 80 90 100 0 v dd = 4.2v gain = 12db z spk = 4 i + 33h efficiency vs. output power max98356 toc26 output power per channel (mw) efficiency (%) 3000 2500 1500 2000 1000 500 10 20 30 40 50 60 70 80 90 100 0 0 3500 v dd = 5v gain = 12db z spk = 4 i + 33h max98356 pdm input class d audio power amplifier
???????????????????????????????????????????????????????????????? maxim integrated products 10 typical operating characteristics (continued) (v dd = 5v, v g nd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z s pk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) inband output spectrum max98356 toc30 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 6.144mhz z spk = 8 i + 68h inband output spectrum max98356 toc31 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 5.6448mhz z spk = 8 i + 68h inband output spectrum max98356 toc32 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 5.6448mhz z spk = 8 i + 68h power-supply rejection ratio vs. supply voltage max98356 toc27 supply voltage (v) psrr (db) 5.0 4.5 4.0 3.5 3.0 10 20 30 40 50 60 70 80 90 100 0 2.5 5.5 f = 1khz z spk = 8i + 68h power-supply rejection ratio vs. frequency max98356 toc28 frequency (hz) psrr (db) 10k 1k 100 10 20 30 40 50 60 70 80 90 100 0 10 100k v dd = 5v z spk = 8i + 68h inband output spectrum max98356 toc29 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 6.144mhz z spk = 8i + 68h max98356 pdm input class d audio power amplifier
???????????????????????????????????????????????????????????????? maxim integrated products 11 typical operating characteristics (continued) (v dd = 5v, v g nd = 0v, gain = v dd (+6db). pdm_clk = 3.072mhz, speaker loads (z spk ) connected between outp and outn, z s pk = j , t a = t min to t max , unless otherwise noted. typical values are at t a = +25 n c.) inband output spectrum max98356 toc33 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 3.072mhz z spk = 8 i + 68h inband output spectrum max98356 toc34 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 3.072mhz z spk = 8 i + 68h inband output spectrum max98356 toc35 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 2.8224mhz z spk = 8i + 68h inband output spectrum max98356 toc36 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 2.8224mhz z spk = 8 i + 68h inband output spectrum max98356 toc37 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 2.048mhz z spk = 8 i + 68h inband output spectrum max98356 toc38 frequency (khz) amplitude (dbv) 18 16 2 4 6 10 12 8 14 -120 -100 -80 -60 -40 -20 0 20 -140 02 0 pdm_clk = 2.048mhz z spk = 8 i + 68h max98356 pdm input class d audio power amplifier
???????????????????????????????????????????????????????????????? maxim integrated products 12 max98356 pdm input class d audio power amplifier pin description pin configuration pin name function a1 sd_mode shutdown and channel select. determines left, right, or (left + right)/2 mix and also used for shutdown. see table 5. a2 v dd power-supply input a3 outp positive speaker amplifier output b1 pdm_data pdm digital input signal b2 gain amplifier gain gain connections gain (db) gnd through 100k i resistor 15 gnd 12 unconnected 9 v dd 6 v dd through 100k i resistor 3 b3 outn negative speaker amplifier output c1 pdm_clk pdm bit clock input signal. supports frequency ranges: 1.84mhzC4.32mhz and 5.28 mhzC8.64mhz. c2, c3 gnd ground wlp top view bump side down gnd pdm_clk gnd gain pdm_data outn v dd sd_mode outp max98356 + a1 b1 c1 c2 c3 b2 b3 a3 a2
???????????????????????????????????????????????????????????????? maxim integrated products 13 max98356 pdm input class d audio power amplifier detailed description the max98356 is a digital pdm input class d power amplifier. the pdm modulation scheme uses the relative density of digital pulses to represent the amplitude of an analog signal. the ic accepts stereo pdm data through pdm_data and pdm_clk. sd_mode selects which audio channel is output by the amplifier and is used to put the ic into shutdown. the gain pin offers five gain settings and allows the output of the amplifier to be tuned to the appropriate level. the output stage features low-quiescent current, com - prehensive click-and-pop suppression, and excellent rf immunity. the ic offers class ab audio performance with class d efficiency in a minimal board-space solution. the class d amplifier features spread-spectrum modula - tion with edge-rate and overshoot control circuitry that offers significant improvements in switch-mode amplifier radiated emissions. the amplifier features click-and-pop suppression that reduces audible transients on startup and shutdown. the amplifier includes thermal-overload and short-circuit protection. digital audio interface the ic takes a stereo pdm input signal directly into the dac. data read on the rising edge of pdm_clk is left- channel data while data read on the falling pdm_clk edge is right channel ( table 1 ). supported pdm_clk rates table 2 indicates the range of pdm_clk rates that are supported by the ic. table 3 indicates the specific clock rates to use based on the baseband rate and the over - sample rate of the incoming pdm signal. pdm_clk jitter tolerance the ic features a very high pdm_clk jitter tolerance of 0.5ns for rms jitter below 40khz and 12ns for wideband rms jitter while maintaining a dynamic range greater than 98db ( table 4 ). table 1. pdm?clk polarity table 2. pdm?clk rates table 3. calculated pdm?clk rates * the mono (left + right)/2 feature is not supported at pdm_clk rates of 5.28mhz and above. table 4. rms jitter tolerance supported clock rates (mhz) 1.84C4.32 5.28C8.64 baseband sample rate (khz) input clock rates (mhz) 32x oversampled pdm 64x oversampled pdm 128x oversampled pdm 256x oversampled pdm 8 2.048 16 2.048 4.096 32 2.048 4.096 44.1 2.8224 5.6448* 48 3.072 6.144* 88.2 2.8224 5.6448* 96 3.072 6.144* pdm?clk edge direction channel rising edge left falling edge right frequency rms jitter tolerance (ns) < 40khz 0.5 40khzCbclk 12
???????????????????????????????????????????????????????????????? maxim integrated products 14 max98356 pdm input class d audio power amplifier figure 2. pdm digital audio interface timing pdm timing characteristics figure 2 shows the pdm operation of the ic. the bit- depth is one bit and each bit alternates between left- channel and right-channel data. if the pdm generator produces data that is stuck at logic- high or logic-low, then the output of the ic is railed, forc - ing dc at the load. therefore, it is recommended that the pdm generator includes protection to detect this invalid condition. if such a condition is detected, then the ic should either be put into shutdown or pdm_clk should be stopped. standby mode if pdm_clk stops toggling, the ic automatically enters standby mode. in standby mode, the class d speaker amplifier is turned off and the outputs go into a high- impedance state, ensuring that the unwanted current is not transferred to the load during this condition. standby mode should not be used in place of the shutdown mode because the shutdown mode provides the lowest power consump - tion and the best power-on/off click-and-pop performance. sd_mode pin and shutdown operation the ic features a low-power shutdown mode, drawing less than 0.6 f a (typ) of supply current. during shutdown, all internal blocks are turned off, including setting the output stage to a high-impedance state. drive sd_mode low to put the ic into shutdown. the state of sd_mode determines the audio channel that is sent to the amplifier output ( table 5 ). drive sd_mode high to select the left channel of the stereo input data. drive sd_mode high through a suf - ficiently small resistor to select the right channel of the stereo input data. drive sd_mode high through a sufficiently large resistor to select both the left and right channels of the stereo input data ((left + right)/2). the (left + right)/2 mode is not supported for pdm_clk rates above 5.28mhz. r large and r small are determined by the table 5. sd_mode control sd_mode status selected channel high v sd_mode > b2 trip point (1.4v typ) left pullup through r small b2 trip point (1.4v typ) > v sd_mode > b1 trip point (0.77v typ) right pullup through r large b1 trip point (0.77v typ) > v sd_mode > b0 trip point (0.16v typ) (left + right)/2 low b0 trip point (0.16v typ) > v sd_mode shutdown lr l r l r l r l r l r right channel ignored l r l r l r l r l r l r l r l r l r l r l r sd_mode = logic-high pdm_clk pdm_data lr l r l r l r l r l r left channel ignored l r l r l r l r l r l r l r l r l r l r l r sd_mode = pullup through r small pdm_clk pdm_data lr l r l r l r l r l r left and right channels averaged l r l r l r l r l r l r l r l r l r l r l r sd_mode = pullup through r large pdm_clk pdm_data
???????????????????????????????????????????????????????????????? maxim integrated products 15 max98356 pdm input class d audio power amplifier v ddio voltage (logic voltage from control interface) that is driving sd_mode according to the following two equations: r small (ki) = 98.5 x v ddio - 100 r large (ki) = 222.2 x v ddio - 100 figure 3 and figure 4 show how to connect an external resistor to sd_mode when using an open-drain driver or a pullup/down driver. when the device is configured in left channel mode (sd_mode is directly driven to logic-high by the con - trol interface) care must be taken to avoid violating the absolute maximum ratings limits for sd_mode. ensuring that v dd is always greater than v ddio is one way to prevent sd_mode from violating the absolute maximum ratings limits. if this is not possible in the application (e.g., if v dd < 3.0v and v ddio = 3.3v), then it is necessary to add a small resistance (~2k i ) in series with sd_mode to limit the current into the sd_mode pin. this is not a concern when using the right channel or (left + right)/2 modes. class d speaker amplifier the filterless class d amplifier offers much higher efficiency than class ab amplifiers. the high efficiency of a class d amplifier is due to the switching operation of the output stage transistors. any power loss associated with the class d output stage is mostly due to the i 2 r loss of the mosfet on-resistance and quiescent current overhead. ultra-low emi filterless output stage traditional class d amplifiers require the use of external lc filters, or shielding, to meet en55022b electromag - netic-interference (emi) regulation standards. maxims active emissions-limiting edge-rate control circuitry and spread-spectrum modulation reduces emi emissions while maintaining up to 92% efficiency. maxims spread-spectrum modulation mode flattens wideband spectral components while proprietary tech - niques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. the ics spread-spectrum modulator random - ly varies the switching frequency by q10khz around the center frequency (300khz). above 10mhz, the wideband spectrum looks like noise for emi purposes ( figure 5). speaker current limit if the output current of the speaker amplifier exceeds the current limit (2.8a typ), the ic disables the outputs for approximately 100fs. at the end of the 100 fs, the out - puts are re-enabled. if the fault condition still exists, the ic continues to disable and re-enable the outputs until the fault condition is removed. gain selection the ic offers five programmable gain selections through a singel gain input (gain). gain is referenced to the full-scale output of the dac, which is 2.1dbv ( table 7 ). assuming that the desired output swing is not limited by the supply voltage rail, the ics output level can be calcu - lated based on the pdm input oness density and select - ed amplifier gain according to the following equation: output signal level (dbv) = 20 x log[abs(pdm ones density(%) - 50) /25] (dbfs) + 2.1db + selected speaker amplifier gain (db) where the ones density of the pdm input ranges from 75% (maximum positive magnitude) to 25% (maximum negative magnitude). 0dfbs is referenced to 0dbv. click-and-pop suppression the ic speaker amplifier features maxims comprehensive click-and-pop suppression. during startup, the click- and-pop suppression circuitry reduces audible transient sources internal to the device. to achieve optimal click- and-pop reduction at startup, it is recommended that idle data be sent to the digital audio interface for the first 0.5ms of turn-on time. when entering shutdown, the differential speaker outputs immediately go to a high-impedance state without creating an audible click-and-pop noise. table 6. examples of sd_mode pullup resistor values table 7. gain selection logic voltage level (v ddio ) (v) r small (ki, 1% tolerance) r large (ki, 1% tolerance) 1.8 76.8 300 3.3 226 634 gain gain (db) connect to gnd through 100ki q5% resistor 15 connect to gnd 12 unconnected 9 connect to v dd 6 connect to v dd through 100ki q5% resistor 3
???????????????????????????????????????????????????????????????? maxim integrated products 16 max98356 pdm input class d audio power amplifier figure 4. sd_mode resistor connection using pullup/down driver figure 3. sd_mode resistor connection using open-drain driver figure 5. emi with 12in of speaker cable and no output filtering gpio processor v ddio r 100ki 8% left mode right mode (left + right)/2 mode b2 (1.4v typ) b1 (0.77v typ) b0 (0.16v typ) v sd_mode max98356 gpio processor v ddio r 100ki 8% left mode right mode (left + right)/2 mode b2 (1.4v typ) b1 (0.77v typ) b0 (0.16v typ) v sd_mode max98356 frequency (mhz) emission level (dbv/m) 900 800 600 700 200 300 400 500 100 10 30 50 70 90 -10 0 1000
???????????????????????????????????????????????????????????????? maxim integrated products 17 max98356 pdm input class d audio power amplifier figure 6. left-channel operation with 6db gain figure 8. right-channel operation with 6db gain figure 7. left-channel operation with 12db gain applications information outp outn gain v dd 2.5v to 5.5v 0.1f 10f gpio* codec pdm clock pdm data out sd_mode pdm_clk pdm_data gnd *responds to left channel when gpio is high. the max98356 is shutdown when gpio is low. max98356 b2 a2 a1 c1 b1 c2, c3 b3 a3 outp outn gain v dd 2.5v to 5.5v 0.1f 10f gpio* codec pdm clock pdm data out sd_mode pdm_clk pdm_data *responds to left channel when gpio is high. the max98356 is shutdown when gpio is low. max98356 gnd b2 a2 a1 c1 b1 c2, c3 b3 a3 outp outn gain v dd 2.5v to 5.5v 0.1f 10f sd_mode pdm_clk r small (76.8ki)** pdm_data gnd *responds to right channel when gpio is high. **76.8ki assumes v gpio = 1.8v. the max98356 is shutdown when gpio is low. max98356 gpio* codec pdm clock pdm data out b2 a2 a1 c1 b1 c2, c3 b3 a3
???????????????????????????????????????????????????????????????? maxim integrated products 18 max98356 pdm input class d audio power amplifier figure 9. stereo operation using two ics outp outn gain v dd 2.5v to 5.5v 0.1f 10f gpio* codec pdm clock pdm data out sd_mode pdm_clk r small (76.8ki)** pdm_data gnd *responds to right channel when gpio is high. **76.8ki assumes v gpio = 1.8v. the max98356 is shutdown when gpio is low. max98356 outp outn gain v dd 2.5v to 5.5v 0.1f 10f sd_mode pdm_clk pdm_data gnd *responds to left channel when gpio is high. the max98356 is shutdown when gpio is low. max98356 b2 a2 a1 c1 b1 c2, c3 b3 a3 b2 a2 a1 c1 b1 c2, c3 b3 a3
???????????????????????????????????????????????????????????????? maxim integrated products 19 max98356 pdm input class d audio power amplifier filterless class d operation traditional class d amplifiers require an output filter to recover the audio signal from the amplifiers output. the filter adds cost, size, and decreases efficiency and thd+n performance. the ics filterless modulation scheme does not require an output filter. the device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output. because the switching frequency of the ic is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. use a speaker with a series inductance > 10 f h. typical 8 i speakers exhibit series inductances in the 20 f h to 100 f h range. power-supply input v dd , which ranges from 2.5v to 5.5v, powers the ic, including the speaker amplifier. bypass v dd with a 0.1 f f and 10 f f capacitor to gnd. some applications might require only the 10 f f bypass capacitor, making it pos - sible to operate with a single external component. apply additional bulk capacitance at the ic if long input traces between v dd and the power source are used. layout and grounding proper layout and grounding are essential for optimum performance. good grounding improves audio perfor - mance and prevents switching noise from coupling into the audio signal. use wide, low-resistance output traces. as load imped - ance decreases, the current drawn from the device outputs increases. at higher current, the resistance of the output traces decreases the power delivered to the load. for example, if 2w is delivered from the speaker output to a 4 i load through 100m i of total speaker trace, 1.904w is being delivered to the speaker. if power is delivered through 10m i of total speaker trace, 1.951w is being delivered to the speaker. wide output, supply, and ground traces also improve the power dissipation of the ic. the ic is inherently designed for excellent rf immunity. for best performance, add ground fills around all signal traces on top or bottom pcb planes. wlp applications information for the latest application details on wlp construction, dimensions, tape carrier information, pcb techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the application note 1891: wafer-level packaging (wlp) and its applications . figure 11 shows the dimensions of the wlp balls used on the ic. figure 10. (left + right)/2 operation with 6db gain figure 11. max98356 wlp ball dimensions outp outn gain v dd 2.5v to 5.5v 0.1f 10f sd_mode pdm_clk r large (300ki)** pdm_data gnd *left and right channels summed when gpio is high. **300ki assumes v gpio = 1.8v. the max98356 is shutdown when gpio is low. max98356 gpio* codec pdm clock pdm data out b2 a2 a1 c1 b1 c2, c3 b3 a3 0.21mm 0.24mm
???????????????????????????????????????????????????????????????? maxim integrated products 20 max98356 pdm input class d audio power amplifier functional diagram ordering information + denotes a lead(pb)-free/rohs-compliant package. part temp range pin-package max98356ewl+ -40 n c to +85 n c 9 wlp 2.5v to 5.5v 0.1f 10f pdm_clk pdm_data sd_mode dac class d output stage outp gain v dd outn digital audio interface max98356 gnd b1 c1 a1 c2, c3 a2 b2 a3 b3
???????????????????????????????????????????????????????????????? maxim integrated products 21 max98356 pdm input class d audio power amplifier package information for the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages . note that a +, #, or - in the package code indicates rohs status only. package drawings may show a different suffix character, but the drawing pertains to the package regardless of rohs status. package type package code outline no. land pattern no. 9 wlp w91f1+1 21-0459 refer to application note 1891 e d aaaa pin 1 indicator marking a3 a2 a1 a see note 7 0.05 s s e d1 e1 b se sd 0.05 m s ab a b side view a top view bottom view a 1 1 package outline 9 bumps, wlp pkg. 0.4mm pitch 21-0459 d 0.64 0.19 0.45 0.025 0.27 0.80 0.80 0.40 0.00 0.00 w91f1+1 1.45 1.36 3 2 b c w91b1+7 w91c1+1 1.42 1.22 1.56 1.63 1.30 1.33 1.38 1.22 1.45 1.30 w91g1+1 1.45 1.48 1.44 1.47 title document control no. rev. 1 1 approval common dimensions a a2 a1 a3 b e1 d1 e sd se 0.05 0.03 0.03 basic ref basic min max max min e d pkg. code depopulated bumps none notes: 1. terminal pitch is defined by terminal center to center value. 2. outer dimension is defined by center lines between scribe lines. 3. all dimensions in millimeter. 4. marking shown is for package orientation reference only. 5. tolerance is 0.02 unless specified otherwise. 6. all dimensions apply to pbfree (+) package codes only. 7. front - side finish can be either black or clear. basic basic - drawing not to scale - none none none
maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circuit patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. the parametric values (min and max limits) shown in the electrical characteristics table are guaranteed. other parametric values quoted in this data sheet are provided for guidance. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 22 ? 2012 maxim integrated products maxim is a registered trademark of maxim integrated products, inc. revision history revision number revision date description pages changed 0 5/12 initial release max98356 pdm input class d audio power amplifier

▲Up To Search▲

Price & Availability of UPC2708T-E3

	To Download UPC2708T-E3 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .